Marvell® OCTEON 10 DPU Platform

DPU family designed for demanding cloud, 5G wireless, enterprise, carrier and datacenters applications

Overview

Industry’s first processor family based on 5nm ARM Neoverse N2 platform: OCTEON 10 DPU family is built on TSMC’s 5nm process and incorporates 64-bit ARM Neoverse N2 cores. This technology combination enables 3x jump in compute performance (SPECint/Core/GHz) and 50% reduction in power over previous generation of OCTEON DPUs.

Delivering Superior Performance with innovative Hardware Acceleration Engines: OCTEON 10 sets new standards for power, control and dataplane acceleration with integrated 1 Terabit switch, true inline crypto and highly programmable packet processing. Datapath and security workloads performance ranges from power optimized 50G to over 400G. Hardware based ML engine delivers 100x performance gains over software processing. VPP based hardware accelerators improve packet processing rate by up to 5x.

High Speed I/O: OCTEON 10 family supports advanced I/O interfaces including DDR5, PCIe Gen 5, and highly optimized silicon proven 56G SerDes.

Block Diagram
Key Features

• 8 to 36 64-bit ARM Neoverse N2 cores with speeds up to 2.5 GHz
• Up to 36 MB L2 and 72 MB L3 cache
• Up to 12 DDR5 at 5200 MTS
• Comprehensive hardware accelerators
  - Hardware ML/AI Acceleration Engine
  - Hardware based VPP accelerator
  - Integrated 1Tb switch
  - True inline crypto
  - Highly programmable packet processors
  - Secure Boot
  - Physically uncloneable function (PUF)
  - PCIe DMA Acceleration
• Rich set of I/O
  - 8-36 PCIe Gen 5 lanes
  - Up to 16 x50G ethernet lanes
  - Up to 56G SerDes lanes

Software and Ecosystems

• Feature Rich SDK with standard toochain
  - GCC
  - GDB, BinUtils
• Virtualization and Containers
  - KVM
  - Docker/CNI
  - OVS
  - Kubernetes
• Standard DPDK, VPP, SPDK

Feature Matrix Table

<table>
<thead>
<tr>
<th>Metric</th>
<th>CN103XX</th>
<th>CN106XX</th>
<th>CN106XXS</th>
<th>DPU400</th>
</tr>
</thead>
<tbody>
<tr>
<td>N2 Cores</td>
<td>Up to 8</td>
<td>Up to 24</td>
<td>Up to 24</td>
<td>Up to 36</td>
</tr>
<tr>
<td>Max Frequency</td>
<td>2.5 GHz</td>
<td>2.5 GHz</td>
<td>2.5 GHz</td>
<td>2.5 GHz</td>
</tr>
<tr>
<td>SPECint (2006)</td>
<td>&gt;275</td>
<td>&gt;800</td>
<td>&gt;800</td>
<td>&gt;1200</td>
</tr>
<tr>
<td>Cache (L2, L3)</td>
<td>8MB, 16MB</td>
<td>24MB, 48MB</td>
<td>24MB, 48MB</td>
<td>36MB, 72MB</td>
</tr>
<tr>
<td>DDR5</td>
<td>2 at 4800MTS</td>
<td>6 at 5200MTS</td>
<td>6 at 5200MTS</td>
<td>12 at 5200MTS</td>
</tr>
<tr>
<td>Crypto</td>
<td>Supported</td>
<td>Supported</td>
<td>Supported</td>
<td>Supported</td>
</tr>
<tr>
<td>Ethernet</td>
<td>4x50G/25G/10G +</td>
<td>4 x50G or 16x1G</td>
<td>16 x50G</td>
<td>Up to 400G</td>
</tr>
<tr>
<td>2x10G or 16x1G</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PCIe controllers</td>
<td>Up to 6 Gen3/5</td>
<td>Up to 6 Gen5</td>
<td>Up to 4 Gen5</td>
<td>Up to 8 Gen5</td>
</tr>
<tr>
<td>Typical power</td>
<td>10-25W</td>
<td>40W</td>
<td>50W</td>
<td>60W</td>
</tr>
</tbody>
</table>