

# Marvell® Prestera® 98DX4251

Next-generation Packet Processor for Service Delivery Applications

## PRODUCT OVERVIEW

The Marvell® Prestera® DX family of packet processors enables high-density 10GbE/1GbE solutions in service provider and campus applications. Prestera 98DX4251 is the eighth-generation Prestera DX product that enables line-rate packet processing with a mix of 1GbE, 10GbE or Interlaken interfaces. With five levels of carrier class hierarchical QoS enabled via an on-chip traffic manager coupled with a full complement of virtualization and tunneling capabilities, Prestera 98DX4251 enables a highly differentiated service delivery paradigm in the access and aggregation layers of next-generation networks.




Fig 1. 98DX4251 System Block Diagram

SPECIAL FEATURES	BENEFITS
<ul style="list-style-type: none"> <li>eBridging Technology</li> </ul>	<ul style="list-style-type: none"> <li>Highly flexible mechanisms for virtualization of physical resources <ul style="list-style-type: none"> <li>- Enable powerful service instantiation, forwarding and monetization</li> <li>- Suitable for a standard, hybrid or software-defined networking environment with capabilities beyond OpenFlow 1.3.1</li> </ul> </li> </ul>
<ul style="list-style-type: none"> <li>CarrierSpan®</li> </ul>	<ul style="list-style-type: none"> <li>Full complement of metro Ethernet standards along with the latest service delivery techniques like viz L2/L3 VPN, Q-in-Q, TR-101, etc. <ul style="list-style-type: none"> <li>- Enables business and consumer networking services</li> </ul> </li> </ul>
<ul style="list-style-type: none"> <li>Datacenter Bridging</li> </ul>	<ul style="list-style-type: none"> <li>Prioritization and congestion management capabilities for next-generation datacenter solutions <ul style="list-style-type: none"> <li>- Priority flow control and congestion notification enable lossless mode of operation as well as burst isolation</li> </ul> </li> </ul>
<ul style="list-style-type: none"> <li>On-chip Traffic Manager</li> </ul>	<ul style="list-style-type: none"> <li>Enables carrier class five-level HQoS on chip <ul style="list-style-type: none"> <li>- Provides application-level resource allocation and management capabilities</li> <li>- Enables up to 5 GB of buffering via external memories</li> </ul> </li> </ul>

## APPLICATIONS

The Prestera 98DX4251 packet processor enables performance- and cost-optimized solutions for a broad range of platforms in the service provider and campus environments. With advanced virtualization capabilities coupled with highly flexible L2/L3/L4 forwarding and highly flexible classification and policy engine, the Prestera 98DX4251 family of devices is ideal for software-defined networking (SDN), leveraging OpenFlow 1.3.1 with support for additional extensions in a virtualized or hybrid system design.

To shorten system manufacturers' design cycles and accelerate time to market, Marvell provides complete development platforms and reference designs with schematics, layout files and related documentation.



Fig 2. Reference Design



To deliver the data infrastructure technology that connects the world, we're building solutions on the most powerful foundation: our partnerships with our customers. Trusted by the world's leading technology companies for 25 years, we move, store, process and secure the world's data with semiconductor solutions designed for our customers' current needs and future ambitions. Through a process of deep collaboration and transparency, we're ultimately changing the way tomorrow's enterprise, cloud, automotive, and carrier architectures transform—for the better.

Copyright © 2022 Marvell. All rights reserved. Marvell and the Marvell logo are trademarks of Marvell or its affiliates. Please visit [www.marvell.com](http://www.marvell.com) for a complete list of Marvell trademarks. Other names and brands may be claimed as the property of others.

**Marvell\_Prestera 98DX4251\_PB Revised: 01/22**